

Fig. 1




Fig. 2




Fig. 3A




Fig. 3B

329




Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B

```

ENTITY FXUCHK IS
  PORT(  S_IN      : IN std_ulogic;
         Q_IN      : IN std_ulogic;
         R_IN      : IN std_ulogic;
         clock     : IN std_ulogic;
         fails     : OUT std_ulogic_vector(0 to 1);
         counts    : OUT std_ulogic_vector(0 to 2);
         harvests  : OUT std_ulogic_vector(0 to 1));
);

452 { -!! BEGIN
      -!! Design Entity: FXU;
      -!! Inputs
      -!! S_IN      => B.C.S;
      -!! Q_IN      => A.Q;
      -!! R_IN      => R;
      -!! CLOCK     => clock;
      -!! End Inputs
      -!! Fail Outputs;
      -!! 0 : "Fail message for failure event 0";
      -!! 1 : "Fail message for failure event 1";
      -!! End Fail Outputs;
      -!! Count Outputs;
      -!! 0 : <event0> clock;
      -!! 1 : <event1> clock;
      -!! 2 : <event2> clock;
      -!! End Count Outputs;
      -!! Harvest Outputs;
      -!! 0 : "Message for harvest event 0";
      -!! 1 : "Message for harvest event 1";
      -!! End Harvest Outputs;
      -!! End;
      ARCHITECTURE example of FXUCHK IS
      BEGIN
        ... HDL code for entity body section ...
      END;
    } 450
  } 451
} 440

```

Fig. 4C





Fig. 4D

44

Fig. 4E






Fig. 5A

420





Fig. 5B

Fig. 6A






Fig. 6B




Fig. 7




FIG. 8

(Prior Art)

entity $\text{Fsm} : \text{Fsm}$

850





FIG. 8A
(Prior Art)

entity fsm IS

PORT (

.... ports for entity fsm....

)j

ARCHITECTURE fsm of fsm IS

BEGIN

.... HDL code for fsm and rest of the entity...

fsm-state(0 to 2) <= ... signal s01 ...

853 {
859 {
854 {
855 {
856 {
857 {
858 {
--!! Embedded fsm : examplefsm;
--!! clock : (fsm_clock);
--!! state_vector : (fsm-state(0 to 2));
--!! states : (s0, s1, s2, s3, s4);
--!! state_encoding : ('000', '001', '010', '011', '100');
--!! arcs : (s0 => s0, s0 => s1, s0 => s2,
--!! s1 => s2, s1 => s3, s2 => s2,
--!! s2 => s3, s3 => s4, s4 => s0);
--!! end fsm;

END;

FIG. 88

entity FSM:FSM

850






FIG. 9

TOP, TOP

X:Y
1010a



X:Y
1010b
1012z



X:Y
1012a
1012c




FIG. 10A

10303

10323

instantiation identifier > . < instrumentation entity name > . < design entity name > . < eventname >

1034

1032

1030

X1
X1.2
X1.2
X2.2
X2.2
Y1
Y1.2

B3
B1
B2
B3
B1
B2
B4
B1
B2

COUNT1
COUNT2
COUNT3
COUNT4
COUNT5
COUNT6
COUNT7
COUNT8

1040
1041
1042
1043
1044
1045
1046
1047
1048

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

1034

1036

1030

1032

--!! inputs

1163

1165

--!! event_1108_in <= C.[B2.count.event_1108]; 31161

--!! event_1124_in <= A.B.[B1.count.event_1124]; 31162

--!! end inputs

1166

1164

FIG. 118

--!! inputs

--!! event_1108_in <= C.[count.event_1108]; 31171

--!! event_1124_in <= B.[count.event_1124]; 31172

--!! end inputs

FIG. 11C